An ASIC was developed to precisely delay digital signals within the range of 0-24ns in steps of 1ns. To obtain well defined delay values independent of variations in process, supply voltage and temperature, four independent delay channels are controlled by a common control voltage derived from a delay-locked loop (DLL), which is synchronized to an external 40 MHz clock signal. The delay values of the four signal channels and the clock channel can be individually programmed via an I 2 C interface. Due to an automatic reset logic the chip does not need an external reset signal. A first version of the chip was developed in a non-rad-hard 0.8µm technology and the successful prototype was then transferred to a radiation hard process (DMILL). Measurement results for both chip variants will be presented. 
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I. INTRODUCTION
In order to obtain high resolution measurements with Liquid Argon Calorimeters, as currently being developed for the ATLAS experiment at CERN's future Large Hadron Collider (LHC), it is essential to avoid any timing misalignment between the signals coming from different locations in the detector [1] . Although a coarse timing adjustment can be achieved with cables tailored to the right length, it is necessary to calibrate the timing alignment in situ. Therefore a chip being able to generate precisely delayed signals with a timing resolution of 1ns was required.
Since the properties of integrated circuit components depend on variations in process, temperature and supply voltage, an external timing reference has to be used to obtain calibrated delays. In the presented ASIC we use the 40 MHz LHC clock for this purpose. A delay-locked loop regulates the time the clock signal travels in its delay-line such that it amounts to exactly one period of the reference clock. The soderived delay control voltage V c is then applied to the four slave delay-lines. By tapping the signal at different positions in the delay-line, delay values of an integer fraction of the reference period (in this case 1/25) can be generated. The incoming signal edge travels along a delay chain, where the overall delay is a function of V c . A phase-detector compares the so delayed edge to the next edge of the reference signal. Depending on the decision of the phase detector, V c is either decreased or increased, thus keeping the delay at exactly 25ns.
II. CHIP ARCHITECTURE
The block diagram of the DLL is shown in Figure 2 . It consists of a voltage controlled delay line, a phase detector, a loop filter, a charge-pump and a Voltage converter / buffer circuit. The delay line is a chain of 2x25 current-starved inverters [2] . The variable current sources in the currentstarved inverter cells are controlled by voltages V cn and V cp . The V c /V cnp -Converter circuit of Fig.2 on the one hand derives V cn and V cp from V c , and on the other hand acts as a buffer in order to avoid any coupling from the signal channels to the DLL. The outputs of the delay line are fed into a multiplexer, which then chooses one of the 25 delayed clock signals.
The signal edge coming out at the end of the delay line is compared against the incoming clock signal through a phasedetector, deriving a binary decision whether the signal delay was greater or smaller than one period of the reference clock (25ns at 40MHz). The phase-detector is implemented as a balanced flip-flop [3] . The decision of the phase-detector (either early or late) is used to control a charge-pump, which adds or removes charge on a capacitor forming the loopfilter, thus increasing or decreasing V c and its associated delay value.
The slave delay lines receive the common control voltage V c from the DDL, which is then fed into an identical V c /V cnpConverter circuit to generate local versions of V cn and V cp .
III. MATCHING CONSIDERATIONS
Process parameters, such as the MOS transistor transconductance • , threshold voltage V t , and (gate or diffusion) capacitances C are not exactly identical over the whole chip area. Pelgrom showed [4] that there are two different causes for mismatch: One is short-distance mismatch due to local statistical variations in the fabrication process, the other is referred to as long-distance mismatch, which is caused by a slowly varying gradient of parameters over the wafer.
Let • 1 2 denote the variance of the delay time of a single delay element. It can be shown that in a DLL structure, where the sum of all delay times is forced to equal the cycle time, the maximum value of integral non-linearity appears in the middle of the delay chain, with a variance given by N• 1 2 /4. (A derivation can be found in Appendix B.) The slave delay lines receive the control voltage from outside, and do not have a feedback loop which would adjust the overall delay to exactly one cycle. Hence, the maximum integral non-linearity is expected to occur at the end of the delay line with a variance of N• 1 2 . Therefore the matching requirements in an open structure are 4 times more severe than in the case of a closed loop.
Since the variance of the device parameters is inversely proportional to the transistor area [5] , large devices were used in the chain of starving inverter cells and the V c /V cnpConverter circuit. On the other hand, the structure was made as compact as possible in order to avoid long-distance effects. Although no precise matching parameters were available from the manufacturers at design time, a simple analysis of matching in the delay-chain was instructive, which is outlined in Appendix A. As the analysis shows, it is necessary to avoid low values of V gs -V t in the transistors of the delay line in order to achieve good matching. Another source of mismatch are shadow effects from surrounding structures, which were circumvented by using exactly the same layout in the DLL as in the slave delay lines (Fig. 3) , with the exception that the phase detector and charge-pump, although present in the layout, are deactivated.
The power supply rails were designed to be wide enough not to affect the delay properties due to voltage drops from supply currents.
IV. DIGITAL CONTROL LOGIC
The chip contains an I 2 C interface, which allows the user to program the delays in the four signal channels and in the clock channel. Since no reset signal was provided at the system level, the chip was designed to have an automatic reset logic. At the first activity on the I 2 C clock line after power-up, a sixteen bit wide register is compared against a constant hard-wired binary number. If the register content is different from this number, an internal reset signal is activated and an initialization procedure is started, which guarantees that the DLL properly locks to exactly one clock period.
V. MEASUREMENT RESULTS

A. Non Radiation-Hard Version
Figures 4-7 contain the results of the non-rad hard version of the chip. The curve displayed in Figure 4 , showing the measured delay vs. programmed delay, demonstrates the correct operation of the circuit.
To quantify the differential non-linearity, the distribution of the delay steps is calculated as shown in Figure 5 . The RMS value of the deviation from the nominal value was found to be 26ps. The integral non-linearity of the circuit is shown in Fig. 6 . It can be seen that the delay channels adjacent to the DLL in the chip layout (Channel 2 and 3) are confined to a maximum deviation of less than 120ps, whereas the two outer delay channels (1 and 4) show larger deviations. This can be explained by the long-distance matching properties of MOS transistors [4] . 
B. Radiation-Hard Version
The radiation hard version of the delay generation chip was tested before and after irradiation to a total dose of 10Mrad. The irradiation was performed with an 10 keV Xray machine and a dose rate of 10 krad/min. The circuit was connected to a 3.3 V power supply, and a 40 MHz clock signal at its input during irradiation. Figure 8 shows the global characteristic of the circuit before and after irradiation. It can be seen that the circuit is fully functional after 10Mrad. Figure 9 shows the measured jitter before irradiation. The jitter value at the last tap is smaller than 25ps, which is lower than in the non-radiation hard version due to a reduction of the charge-pump gain. It was seen that the amount of jitter was not affected by radiation, hence showing the same low jitter even after 10 Mrad.
Figures 10 and 11 display the distribution of the differential non-linearity before and after irradiation. The non-irradiated chip displays very small deviations, which indicates good matching between the devices. In the irradiated chip, however, the difference between certain taps deviated by about 200ps from the ideal value of 1ns. Since these deviations were repeated with the periodicity of the multiplexer structure, it was deduced that they were due to radiation-induced mismatch in the multiplexer circuit. The reason for this is the following: Although the technology is radiation hard, the changes in V t are not negligible. The amount of the V t -shift caused by radiation depends on the biasing conditions, i.e. the gate-bulk voltage, of the transistor during irradiation. Hence, those branches of the multiplexer which were switched on during the irradiation process suffered a more severe degradation than the others. In fact, mainly the threshold voltages of the NMOS transistors got lower in the selected branch, making the devices slightly faster. This radiation effect, however, would be found in any multiplexer structure, and can only be avoided by continuously changing the value of the multiplexer selection input during irradiation. Figures 12 and 13 display the integral non-linearity as a function of delay-tap before and after irradiation. Before irradiation, all the channels are confined within a range of 150ps, which degrades to 550ps after irradiation. The signal channels adjacent to the DLL (Channel 2 and 3), however, do not deviate more than 300ps after irradiation.
The basic power consumption of the rad-hard circuit before irradiation is 30mW, which increases to 36mW after 10Mrad. This is due to higher currents in the V c /V cnpConverter circuit, and an increase in leakage current. The power consumption in the signal channels amounts to 0.35mW/ (Mhz • channel), which is not affected by radiation. 
VI. CONCLUSIONS
In this paper we presented the architecture, the implementation in both a radiation-hard and standard 0.8• m technology, and the measurement results of an ASIC, which accurately delays digital signals with a resolution of 1ns by using a delay-locked loop (DLL) for synchronization. We discussed the various topics of device matching, crucial for this type of circuit. The non-radiation hard version showed a maximum integral deviation of 150ps in the inner channels, and of 300ps in the outer channels. After a 10 Mrad irradiation, the rad-hard version of the circuit was fully functional, displaying a maximum integral deviation of 550ps in the two outer channels, and of 300ps in the two inner channels. A very low maximum jitter value of 23ps rms was measured before and after irradiation.
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APPENDIX A: DERIVATION OF DELAY MATCHING IN A CURRENT-STARVED INVERTER CELL
To get a better understanding of matching in the delay elements, the variance of the delay time as a function of transistor matching parameters can be derived. Using a simple model of a starved inverter cell the delay time can be expressed as
where C is the overall load capacitance, • denotes the transconductance of the MOS current source, V c( =V gs ) the control voltage of the current starved inverter cell, and V t the threshold voltage. For simplicity we will assume perfect symmetry between NMOS and PMOS transistors.
For small deviations of parameters C, • , V t , (1) becomes
The deviation • T from its nominal value T 0 can be approximated by the first term of a Taylor series expansion
Now, the variance of the relative delay deviation can be calculated, assuming independence between the parameters, 
It can be seen that in order to achieve good matching, it is necessary to use devices with large area, and to make sure that V c -V t does not get too small for the whole range of operating conditions.
APPENDIX B: DERIVATION OF EXPECTED INTEGRAL NON-LINEARITY IN A DLL
Assuming that the relative delay variance in one delay element is given by
then the variance of the delay in a non-controlled delay-line after m delay elements is simply the sum of the variance from m elements
In a DLL, however, the overall delay after N stages is regulated to exactly one cycle time, hence imposing a constraint on the sum of all delay times
Under this constraint the variance of the delay after m stages is of course different to the open-loop case. It is to expect that the variance is smallest at the beginning of the delay line, reaches its maximum in the middle, and gets smaller again at the end. To derive the expected deviation we model a delay cell by
where k is the index of the delay cell, x is a multiplier describing the scaling of the delay with the control voltage, T 0 is the expectation value of the delay, and • k is the deviation from the expectation value due to device mismatch. Inserting (11) 
Hence for a given delay line, a correction value x is found by the DLL in order to achieve an overall delay of T cycle .
We now want to know the variance of the delay time after m delay cells, normalized to the ideal delay value of a single delay cell 
It is straightforward to show that the function has a maximum in the middle of the delay line (m=N/2), with 
Hence the variance of the maximum time deviation in a DLL structure is 1/4 the value of a non-controlled delay-line.
